

Description

The ZL2005P is an innovative mixed-signal power management and conversion IC that combines a compact, efficient, synchronous buck controller, adaptive drivers and key power and thermal management functions in a single package. The ZL2005PEV4 platform allows evaluation of the features in the highly-configurable ZL2005P via the SMBus interface using PMBus™ commands. The PMBus command set is accessed by using Zilker Labs evaluation software from a PC running Microsoft Windows.

This evaluation board is meant to enable rapid evaluation of the functionality of the ZL2005P in a 10 Amp configuration. It has been optimized for ease of evaluation across a wide range of input and output conditions. This ZL2005PEV4 platform is provided as a reference design.

Features

- PMBus control via SMBus
- Pin-strap selection for stand-alone operation
- V_{OUT} settable from +0.8V to +3.3V
- R_{DS(ON)} sensing
- Convenient power connection
- Onboard enable switch
- Power good indicator
- External temperature sensor

Target Specifications

This board has been designed for the following conditions:

- V_{IN} = 12V (Board range 4.5V to 13.2V)
- V_{OUT} = 1.2V (Board range is 0.8V to 3.3V)
- I_{OUT} = 0A - 10A
- F_{sw} = 600kHz
- Output ripple: < 1%
- Dynamic response 3% (7.5A - 10A step load) @ 2.5V
- Temperature: 25°C




Figure 1. Block Diagram

Functional Description

The ZL2005PEV4 provides the circuit required to demonstrate the features of the ZL2005P in a 10Amp configuration. The ZL2005PEV4 has a functionally-optimized layout that allows highly-efficient operation to its maximum output current (See board picture in Figure 2). The input power connection is provided through banana jack terminals. Stand-alone operation of the ZL2005P is achieved by factory installed pin-strap settings and pre-configuration via PMBus commands. PMBus protocol communication is performed via a SMBus interface using an external USB to SMBus adaptor. PMBus commands can be used to modify the settings of the evaluation platform.

Figure 3 shows the ZL2005P circuit schematic. The circuit consists of the ZL2005P power conversion and management IC with its minimal component count.

The input voltage connection is made at J1 which is labeled VIN+/. J2 is the output connector for the output voltage, VOUT+/. The VIN+/- and VOUT+/- connections are rated to 10 A.

Figure 4 shows the ZL2005PEV4 interface schematic. It contains various circuits that interface to the ZL2005P's circuit. The hardware enable function is controlled by a toggle switch (SW1) on the ZL2005PEV4 board. External temperature is monitored from a 2N3904 transistor (Q3) connected to the XTEMP pin. This external temperature is read with the READ_TEMPERATURE_2 PMBus command. The power good status is indicated by the PG LED at D11. The PG LED indicates the correct state of the power good signal when power is applied to the ZL2005PEV4 board. The right angle headers at opposite ends of the board (J10 and J11) are available to daisy chain multiple boards. The SMBus and Enable signals are passed between these connectors. All header pins and switch positions are labeled on the ZL2005PEV4 board's silkscreen as shown in Figure 5.

The ZL2005P SMBus address is set by the jumper applied to J12. The SA1 pin is strapped by an 11k resistor to ground. The J12 jumper applies a different resistor to the SA0 pin to achieve the indicated SMBus address settings. Note that power must be cycled to set a new address.

Refer to Figures 5 through 10 for component placement and board layout. The board layout has been optimized for two-sided component area and thermal performance. For ZL2005P circuit layout design considerations refer to Zilker Labs Application Note AN10 (Reference 1 on page 21).

Operation

Stand-Alone Operation

The ZL2005PEV4 is easy to setup and operate. It is configured, out of the box, to provide 1.2V at 10A from a 12V source. All input and output connections should be made before turning the input supply on.

When the input power supply is turned on, and the enable switch is set to enable, the ZL2005P will output the configured voltage. A load can be applied to the output and the circuit can be tested.

PMBus Operation

The ZL2005P utilizes the PMBus protocol. The PMBus functionality can be accessed via USB from a PC running the Zilker Labs Evaluation software on a Windows-XP or Windows-2000/NT operating system.

Install the Zilker Labs Evaluation software using the CD included in the ZL2005PEV4 kit or download it from the web at www.zilkerlabs.com.

For PMBus operation, connect a USB/SMBus adaptor (J2) to the EVB (J10). Apply a USB cable between the USB/SMBus adaptor and the PC. Connect the output of the ZL2005PEV4 to the desired load. Then connect an appropriate power supply to the input. Place the enable switch in “DISABLE” and turn on the power. Invoke the ZL2005P interface software.

The Zilker Labs Evaluation software allows modification of all ZL2005P PMBus parameters. Manually configure the ZL2005P with the interface software or load a predefined configuration from a configuration text file.

Use the mouse-over pop-ups for help with the Zilker Labs Evaluation software. Refer to the Zilker Labs Application Note AN13 (Reference 3 on page 21) for PMBus details.

The enable switch can then be moved to “ENABLE” and the ZL2005P can be tested. Alternatively, the PMBus commands ON_OFF_CONFIG and OPERATION may be used to manipulate the enable state.

Modifying the ZL2005PEV4

In order to design and test an alternative power train circuit with the ZL2005P, choose a desired operating conditions and power train. Enter the selected power design parameters into Zilker Labs’ PID calculation/simulation tool. The results from the simulation tool provide appropriate compensation values to configure the new ZL2005P circuit. Apply the new power train circuit to the evaluation board. Power the board and invoke the evaluation software. Then configure the new PID coefficients using the “PMBus: Basic” command page or loading a configuration text file with the new compensation coefficients in it.

Quick Start Guide

Stand-alone Operation

1. Set enable switch (EN) to “DISABLE”
2. Apply load to VOUT+/VOUT-
3. Connect power supply to VIN+/VIN- (supply turned off)
4. Turn power supply on
5. Set enable switch (EN) to “ENABLE”
6. Test ZL2005P operation

PMBus Operation

1. Insert the Zilker Labs Eval Software CD
2. Install the Eval Software by running setup.exe from the ZL_Eval_Installer folder on the CD.
3. Connect a USB/SMBus adaptor (J2) to the EVB (J10)
4. Select a SMBus address with the jumper on J12

5. Connect supplied USB cable from computer to EVB
 - a. Upon first time connection, the Found New Hardware Wizard will appear. Select “No, Not this time” and click Next
 - b. Select “Install from a list or specific location (Advanced)” and click Next
 - c. Select “Search the best driver in these locations” and only select the “Search removable media” option, then click Next
 - d. If you encounter a popup warning during driver installation, click the “Continue Anyway” button
6. Follow steps 1 - 4 under Stand-alone Operation
7. Invoke “Zilker_Labs_Eval” from the Start menu under Zilker Labs
8. Monitor and configure EVB using the informative pages in the evaluation software
9. Test the ZL2005P operation




Figure 2. ZL2005PEV4 Evaluation Board

Schematics




Figure 3. ZL2005P Circuit

ZILKER LABS, INC. CONFIDENTIAL AND PROPRIETARY

ZILKER L A B S		4301 WEST BANK DRIVE BUILDING A, SUITE 100 AUSTIN, TEXAS 78746	
Title		SCHEMATIC, 10A	
Size: A	Document Number	RSCH-ZL2005-016	
	Tuesday, October 23, 2007	Sheet	1 of 2
		Rev	2.1




Figure 4. ZL2005P Interface

ZILKER LABS, INC. CONFIDENTIAL AND PROPRIETARY

ZILKER		4301 WESTBANK DRIVE BUILDING A, SUITE 100 AUSTIN, TEXAS 78746
Schematic		SCHEMATIC, Interface
Size	Document Number	RSCH-ZL2005-016
LabA	Rev	2

The reference designs contained in this document are for reference and example purpose only.
 THE REFERENCE DESIGNS ARE PROVIDED "AS IS" AND "WITH ALL FAULTS" AND ZILKER
 LABS DISCLAIMS ALL WARRANTIES, WHETHER DIRECT, INDIRECT, CONSEQUENTIAL
 (INCLUDING LOSS OF PROFITS), OR OTHERWISE, RESULTING FROM THE REFERENCE
 DESIGNS OR ANY USE THEREOF.
 Any use of such reference designs is at your own risk and you agree to indemnify Zilker Labs
 for any damages resulting from such use.

Board Layout




Figure 5. PCB – Silk Screen Top




Figure 6. PCB – Top Layer




Figure 7. PCB – Inner Layer 1




Figure 8. PCB – Inner Layer 2




Figure 9. PCB – Bottom Layer (Top view)




Figure 10. PCB – Silk Screen Bottom (Top View - reversed)

Bill Of Materials

Item	Quan	Reference	Value	Tolerance	Rating	Type	PCB Footprint	Manufacturer	Part Number
1	4	C1,C2,C67,C68	22uF		16V	X5R	SM1210	MURATA	GRM32ER61C226KE20L
2	2	C3,C4	4.7uF		6.3V	X5R	SM0603	Panasonic - ECG	ECJ-1VBQJ475M
3	1	C5	1uF		25V	X5R	SM0603	TAIYO YUDEN	TMK107BJ105KA-T
4	5	C6,C7,C8,C9,C10	47uF	20%	6.3V	X5R	SM1206_A_REV1	TDK	C3216X5RQJ476M
5	2	C11,C12	0.1uF	10%	50V	X7R	SM0603	MURATA	GRM39X7R104K050AD
6	1	C63	180uF		16V	ELECT POLY	SM_CAP_8.3X8.3_PXA	United Chemi-Con	APXA160ARA181MHC0G
7	2	D1,D12	BAT54		30V	Schottky	SOD523	ON Semiconductor	BAT54XVT21OS
8	1	D10	STPS20L45CG			D-2PAK	STMicro	STPS20L45CG	
9	1	D11	GRN		2V	led2-45x51	CHICAGO MINIATURE	CMD17-21VGC	
10	1	JP1	4 PIN			SIP4/100	SAMTEC	TSW-104-07-T-S	
11	2	J1,J2	CON2_Banana			JACK_F_NI_2P.750SP_.175PLUG	Emerson	108-0740-001	
12	1	J10	HEADER 5X2			HDR10DUAL100X100	SAMTEC	TSW-105-08-T-D-RA	
13	1	J11	HEADER 5X2			HDRF5DUALRA100X100	SAMTEC	SSQ-105-02-T-D-RA	
14	1	J12	HEADER 5x2 PIN			HDR10DUAL100X100	SAMTEC	TSW-105-07-T-D	
15	1	L1	0.47uH		17.5A	Powder	IHL2525BD_REV1	Vishay	IHL2525CZERR47M01
16	1	Q1	BSZ130			PP1212SP	INFINEON	BSZ130N03LS	
17	1	Q2	BSZ035			PP1212SP	INFINEON	BSZ035N03LS	
18	1	Q3	2N3904		40V	NPN	SOT-23	ON SEMI	MMBT3904LT3
19	1	Q10	2N7002/SOT		60V	N-CH	SOT-23	ON SEMI	2N7002LT1
20	1	R1	0			SM0603	PANASONIC-ECG	ERJ-3GEY0R00V	
21	1	R3	11k	1%		SM0402	PANASONIC-ECG	ERJ-2RKF1102X	
22	1	R4	16.2k	1%		SM0402	PANASONIC-ECG	ERJ-2RKF1622X	
23	1	R5	34.8k	1%		SM0402	PANASONIC-ECG	ERJ-2RKF3482X	
24	5	R10,R11,R12,R13,R15	10.0K	1%		SM0402	VENKEL	CR0402-16W-1002FT	
25	1	R14	470	1%		SM0402	Rohm	MCR01MZPF4700	
26	1	R17	19.6k	1%		SM0402	VISHAY	CRCW040219K6FKED	
27	1	R18	21.5k	1%		SM0402	VISHAY	CRCW040221K5FKED	
28	1	R19	23.7k	1%		SM0402	VISHAY	CRCW040223K7FKED	
29	1	R20	26.1k	1%		SM0402	VENKEL	CR0402-16W-2612FT	
30	1	R21	28.7k	1%		SM0402	VISHAY	CRCW040228K7FKED	
31	1	SW1	SW_SPDT			SW_TOG_ULTRAMIN_SPDT	NKK	G-13AP-RO	
32	1	U1	ZL2005P			MLF36	Zilker Labs	ZL2005P	
33	1	U10	MIC2920A-3.3BS			SOT223_1234_FLD	Micrel	MIC2920A-3.3WS	
34	1		PCB					MPWB-ZL2005-016	
35	2	J12-Addr22,JP1-ENbus	CONN JUMPER SHORTING GOLD				SULLINS	SSC02SYAN	
36	4		SCREW MACHINE PHILLIPS 4-40X1/4				BUILDING FASTENERS	PMS 440 0025 PH	
37	4		STANDOFF RD 4-40THR .750" ALUM				KEYSTONE ELECTRONICS	3481	
38	4	J1_2ea,J2_2ea	CAP_MOLDED.25ID_BLK			CAP_MOLDED.25ID	CAPPLUGS	VC-234-8	

Table 1. ZL2005PEV4 Rev. 2 Bill of Materials

ZL2005P Characterization Data

The following data was acquired using a ZL2005PEV4 rev 2 evaluation board.

Test 1: Efficiency

Efficiency data was collected for several output voltages for input voltages of 5 V and 12 V. Note that this data is for informational use only, as the board is optimized for 12 V input and 1.2 V output operation.




Figure 11. Efficiency Test, $V_{IN} = 12$ V. $f_{SW} = 600$ kHz




Figure 12. Efficiency Test, $V_{IN} = 5$ V, $f_{SW} = 600$ kHz

Test 2: Ramp-Up/Ramp-Down Characteristics

Ramp-up and ramp-down data was acquired based on a nominal output voltage of 1.5 V and a preset ramp-up and ramp-down period of 10 ms.




Figure 13. Ramp-Up Characteristic Test Results, $V_{in} = 12 \text{ V}$, $V_{out} = 1.5 \text{ V}$, $I_{out} = 1 \text{ A}$




Figure 14. Ramp-Down Characteristic Test Results, $V_{in} = 12\text{ V}$, $V_{out} = 1.5\text{ V}$, $I_{out} = 1\text{ A}$

Test 3: Dynamic Load Response

For the dynamic load response test, the circuit was set to a nominal output voltage of 2.5 V and an input voltage of 6 V. A 7.5 A to 10 A load step (rate of $2.5 \text{ A}/\mu\text{s}$) was applied and then released, and the deviation from nominal output was captured in the charts below.




Figure 15. Dynamic Load Test Results




Figure 16. Dynamic Unload Test Results

Default Configuration Text

The following PMBus commands have been loaded and stored into the Default Store of the ZL2005P device. Each PMBus can be accessed with the Zilker Labs Evaluation software. The # symbol is used for a comment line.

```
# Configuration file for ZL2005PEV4, Rev 2
#syntax:
#PMBus Command <tab> Value
#Erase default and user store
RESTORE_FACTORY
STORE_DEFAULT_ALL
MFR_ID ZilkerLabs
MFR_MODEL ZL2005PEV4
MFR_REVISION Rev_1.4
MFR_LOCATION Austin_TX
VIN_OV_FAULT_LIMIT 13.5
VIN_OV_WARN_LIMIT 13.2
VIN_UV_FAULT_LIMIT 4.2
VIN_UV_WARN_LIMIT 4.5
VOUT_COMMAND 1.2 #V
FREQUENCY_SWITCH 600 #kHz
POWER_GOOD_DELAY 1
TON_DELAY 15
TON_RISE 5
TOFF_DELAY 15
TOFF_FALL 5
SEQUENCE 0x0000
#Use Rdson current sense method with internal temp sensor
MFR_CONFIG 0x7981
USER_CONFIG 0x0000
PID_TAPS A=4163.75, B=-7518.75, C=3513.44
IOUT_OC_FAULT_LIMIT 20.
IOUT_AVG_OC_FAULT_LIMIT 15.
IOUT_UC_FAULT_LIMIT -10.
IOUT_AVG_UC_FAULT_LIMIT -8.
#low FET not enabled for output OV, output OV and UV count to 2
OVUV_CONFIG 0x01
```

ZL2005PEV4

```
IOUT_SCALE          3.65
IOUT_CAL_OFFSET    -0.7
#Set temperature compensation at 4000ppm/ C internal temp sensor
TEMPCO_CONFIG      0x28
#NLR_CONFIG Enable,2.5%,No Outer,3.0%,1,7,0
NLR_CONFIG          0xc530
#VOUT_DROOP         2           #mV/A
STORE_DEFAULT_ALL
RESTORE_DEFAULT_ALL
```

References

- [1] AN10 – *ZL2005 Thermal and Layout Guidelines for the ZL2005*, Zilker Labs, Inc., 2007.
- [2] *ZL2005P Data Sheet*, Zilker Labs, Inc., 2007.
- [3] AN13 – *ZL2005 and PMBus™*, Zilker Labs, Inc., 2007.

Revision History

Date	Rev. #	
1-29-2008	1.0	Initial Release



**Zilker Labs, Inc.
4301 Westbank Drive
Building A-100
Austin, TX 78746**

Tel: 512-382-8300

Fax: 512-382-8329

www.zilkerlabs.com

© 2008, Zilker Labs, Inc. All rights reserved. Zilker Labs, Digital-DC and the Zilker Labs Logo are trademarks of Zilker Labs, Inc. All other products or brand names mentioned herein are trademarks of their respective holders.

Pricing, specifications and availability are subject to change without notice. Please see www.zilkerlabs.com for updated information. This product is not intended for use in connection with any high-risk activity, including without limitation, air travel, life critical medical operations, nuclear facilities or equipment, or the like.

The reference designs contained in this document are for reference and example purposes only. THE REFERENCE DESIGNS ARE PROVIDED "AS IS" AND "WITH ALL FAULTS" AND ZILKER LABS DISCLAIMS ALL WARRANTIES, WHETHER EXPRESS OR IMPLIED. ZILKER LABS SHALL NOT BE LIABLE FOR ANY DAMAGES, WHETHER DIRECT, INDIRECT, CONSEQUENTIAL (INCLUDING LOSS OF PROFITS), OR OTHERWISE, RESULTING FROM THE REFERENCE DESIGNS OR ANY USE THEREOF. Any use of such reference designs is at your own risk and you agree to indemnify Zilker Labs for any damages resulting from such use.